PCI Express Gen 4 Clocks from Silicon Labs Set New Performance Standard for Data Center and Consumer Designs


New Si522xx PCIe Clock Family Delivers Industry-Leading Jitter Performance, Power Efficiency and Single-Chip Integration

Silicon Labs today introduced a family of clock generators providing the industry’s lowest jitter, highest integration and lowest power consumption for applications using PCI Express® (PCIe®) Gen 1/2/3/4. Silicon Labs’ new Si522xx PCIe clock generators meet the stringent requirements of PCIe Gen 4 with 20 percent jitter margin while providing 60 percent margin to PCIe Gen 3 jitter specifications. Developers can now design PCIe-compliant solutions with confidence knowing Silicon Labs’ PCIe clocks maximize jitter margin and de-risk product development.

Featuring PCIe Gen 4 compliance and up to 12 clock outputs, the Si522xx clocks are ideally suited to provide low-jitter PCIe clock generation and distribution in data center applications, eliminating the need for standalone clock buffers. In addition to providing best-in-class jitter margin, the Si522xx clocks are fully compliant with PCIe Gen 4 Common Clock and Separate Reference Independent Spread (SRIS) architectures. The Si522xx device output drivers leverage Silicon Labs’ innovative push-pull HCSL technology, which eliminates the need for external termination resistors required by conventional PCIe clocks using constant-current output driver technology. Internal power filtering prevents power supply noise from degrading clock jitter performance, reduces component count and cuts board space by 30 percent compared to competing solutions.

Developers designing battery-powered applications like digital cameras are especially concerned about power consumption. The 2-output Si52202 clock is optimized for low-power 1.5 to 1.8 V applications, offering the industry’s lowest power consumption for PCIe applications. Packaged in a small form factor 3 mm x 3 mm 20-QFN, the device is 45 percent smaller than competing solutions.

“Silicon Labs continues to drive innovation, performance and integration for PCI Express clocks,” said James Wilson, Senior Marketing Director for Silicon Labs’ timing products. “With the introduction of the Si522xx family, we are now able to serve the clocking needs for the entire universe of PCIe applications, from servers and storage to industrial and consumer applications.”

Because clock jitter is a critical design parameter for all PCIe applications, Silicon Labs offers a free PCIe Gen 1/2/3/4 jitter measurement tool to developers at www.silabs.com/pcie-learningcenter.

Silicon Labs   |    www.silabs.com

Leave a Reply

Your email address will not be published. Required fields are marked *

  • We use your personal data ONLY to respond to your comments/requests.
  • To receive responses that are appropriate to your requests, we may transfer your email address and your name to the author of the article.
  • For more information on our Privacy Policy and Personal Data Processing, please visit the page: Privacy Policy (GDPR) & Cookies.
  • If you have any questions or concerns regarding the way we process your personal data, you can contact our Data Protection Officer at: gdpr@esp2000.ro
  • Subscribe to our magazine newsletter