Silicon Labs Simplifies Clock Tree Design for Complex Internet Infrastructure Applications

13 OCTOBER 2014

Silicon Labs launched an online timing utility that eases the complexity of designing clock trees for a wide range of Internet infrastructure applications including high-speed

networking, telecommunications and data center equipment. Silicon Labs’ new Clock Tree Expert tool enables embedded developers to generate sophisticated, streamlined clock tree block diagrams within minutes, simplifying system design, reducing bill of materials (BOM) count and speeding time to market.
Today’s networking and telecom equipment designers are under pressure to deliver best-in-class products at competitive prices. Timing component selection and clock tree design are more important than ever because timing ICs provide low-jitter timing references for high-speed 10/40/100G data applications and can greatly impact system-level performance. When specifying clock trees for their applications, hardware designers must ensure critical jitter performance parameters are met with sufficient margin with the minimum number of timing components. Choosing the optimal combination of clocks, oscillators, jitter attenuators and buffers can be a daunting and time-consuming task for a given Internet infrastructure application.
As a one-stop shop supplier of timing products with industry-leading technology, Silicon Labs is committed to providing the tools needed to simplify component selection and clock tree development. Leveraging Silicon Labs’ DSPLL and MultiSynth technologies, the web-based Clock Tree Expert tool frees developers from the burden of designing clock trees by recommending the optimal combination of highly integrated, low-jitter, frequency-flexible clocks and oscillators required to consolidate timing BOM into the fewest number of components.
The Clock Tree Expert is intuitive and easy to use. Users simply enter the required frequencies, number of clocks and desired signaling format, and the tool generates a recommended clock tree in seconds using the minimum number of timing components. Experienced users can also use the tool’s “Build Your Own” environment to design clock trees to their exact specifications.

Silicon Labs
www.silabs.com

Leave a Reply

Your email address will not be published. Required fields are marked *

  • We use your personal data ONLY to respond to your comments/requests.
  • To receive responses that are appropriate to your requests, we may transfer your email address and your name to the author of the article.
  • For more information on our Privacy Policy and Personal Data Processing, please visit the page: Privacy Policy (GDPR) & Cookies.
  • If you have any questions or concerns regarding the way we process your personal data, you can contact our Data Protection Officer at: gdpr@esp2000.ro
  • Subscribe to our magazine newsletter